# Phase-locked loop

A **phase-locked loop** or **phase lock loop** (**PLL**) is a control system that generates an output signal whose phase is related to the phase of an input signal. There are several different types; the simplest is an electronic circuit consisting of a variable frequency oscillator and a phase detector in a feedback loop. The oscillator generates a periodic signal, and the phase detector compares the phase of that signal with the phase of the input periodic signal, adjusting the oscillator to keep the phases matched.

Keeping the input and output phase in lock step also implies keeping the input and output frequencies the same. Consequently, in addition to synchronizing signals, a phase-locked loop can track an input frequency, or it can generate a frequency that is a multiple of the input frequency. These properties are used for computer clock synchronization, demodulation, and frequency synthesis.

Phase-locked loops are widely employed in radio, telecommunications, computers and other electronic applications. They can be used to demodulate a signal, recover a signal from a noisy communication channel, generate a stable frequency at multiples of an input frequency (frequency synthesis), or distribute precisely timed clock pulses in digital logic circuits such as microprocessors. Since a single integrated circuit can provide a complete phase-locked-loop building block, the technique is widely used in modern electronic devices, with output frequencies from a fraction of a hertz up to many gigahertz.

## Practical analogiesEdit

### Automobile race analogyEdit

As an analogy of a PLL, consider a race between two cars. One represents the input frequency, the other the PLL's output voltage-controlled oscillator (VCO) frequency. Each lap corresponds to a complete cycle. The number of laps per hour (a speed) corresponds to the frequency. The separation of the cars (a distance) corresponds to the phase difference between the two oscillating signals.

During most of the race, each car is on its own and free to pass the other and lap the other. This is analogous to the PLL in an unlocked state.

However, if there is an accident, a yellow caution flag is raised. This means neither of the race cars is permitted to overtake and pass the other car. The two race cars represent the input and output frequency of the PLL in a locked state. Each driver will measure the phase difference (a fraction of the distance around the lap) between themselves and the other race car. If the hind driver is too far away, they will increase their speed to close the gap. If they are too close to the other car, the driver will slow down. The result is that both race cars will circle the track in lockstep with a fixed phase difference (or constant distance) between them. Since neither car is allowed to lap the other, the cars make the same number of laps in a given time period. Therefore the frequency of the two signals is the same.

### Clock analogyEdit

Phase can be proportional to time,^{[a]} so a phase difference can be a time difference. Clocks are, with varying degrees of accuracy, phase-locked (time-locked) to a leader clock.

Left on its own, each clock will mark time at slightly different rates. A wall clock, for example, might be fast by a few seconds per hour compared to the reference clock at NIST. Over time, that time difference would become substantial.

To keep the wall clock in sync with the reference clock, each week the owner compares the time on their wall clock to a more accurate clock (a phase comparison), and resets their clock. Left alone, the wall clock will continue to diverge from the reference clock at the same few seconds per hour rate.

Some clocks have a timing adjustment (a fast-slow control). When the owner compared their wall clock's time to the reference time, they noticed that their clock was too fast. Consequently, the owner could turn the timing adjust a small amount to make the clock run a little slower (frequency). If things work out right, their clock will be more accurate than before. Over a series of weekly adjustments, the wall clock's notion of a second would agree with the reference time (locked both in frequency and phase within the wall clock's stability).

An early electromechanical version of a phase-locked loop was used in 1921 in the Shortt-Synchronome clock.

## HistoryEdit

Spontaneous synchronization of weakly coupled pendulum clocks was noted by the Dutch physicist Christiaan Huygens as early as 1673.^{[1]} Around the turn of the 19th century, Lord Rayleigh observed synchronization of weakly coupled organ pipes and tuning forks.^{[2]} In 1919, W. H. Eccles and J. H. Vincent found that two electronic oscillators that had been tuned to oscillate at slightly different frequencies but that were coupled to a resonant circuit would soon oscillate at the same frequency.^{[3]} Automatic synchronization of electronic oscillators was described in 1923 by Edward Victor Appleton.^{[4]}

In 1925 Professor David Robertson, first professor of electrical engineering at the University of Bristol, introduced phase locking in his clock design to control the striking of the bell Great George in the new Wills Memorial Building. Robertson’s clock incorporated an electro-mechanical device that could vary the rate of oscillation of the pendulum, and derived correction signals from a circuit that compared the pendulum phase with that of an incoming telegraph pulse from Greenwich Observatory every morning at 10.00 GMT. Apart from including equivalents of every element of a modern electronic PLL, Robertson’s system was notable in that its phase detector was a relay logic implementation of the phase/frequency detector not seen in electronic circuits until the 1970s. Robertson’s work predated research towards what was later named the phase-lock loop in 1932, when British researchers developed an alternative to Edwin Armstrong's superheterodyne receiver, the Homodyne or direct-conversion receiver. In the homodyne or synchrodyne system, a local oscillator was tuned to the desired input frequency and multiplied with the input signal. The resulting output signal included the original modulation information. The intent was to develop an alternative receiver circuit that required fewer tuned circuits than the superheterodyne receiver. Since the local oscillator would rapidly drift in frequency, an automatic correction signal was applied to the oscillator, maintaining it in the same phase and frequency of the desired signal. The technique was described in 1932, in a paper by Henri de Bellescize, in the French journal *L'Onde Électrique*.^{[5]}^{[6]}^{[7]}

In analog television receivers since at least the late 1930s, phase-locked-loop horizontal and vertical sweep circuits are locked to synchronization pulses in the broadcast signal.^{[8]}

When Signetics introduced a line of monolithic integrated circuits like the NE565 that were complete phase-locked loop systems on a chip in 1969,^{[9]} applications for the technique multiplied. A few years later RCA introduced the "CD4046" CMOS Micropower Phase-Locked Loop, which became a popular integrated circuit.

## Structure and functionEdit

Phase-locked loop mechanisms may be implemented as either analog or digital circuits. Both implementations use the same basic structure. Analog PLL circuits include four basic elements:

- Phase detector,
- Low-pass filter,
- Voltage controlled oscillator, and
- feedback path (which may include a frequency divider).

### VariationsEdit

There are several variations of PLLs. Some terms that are used are analog phase-locked loop (APLL) also referred to as a linear phase-locked loop (LPLL), digital phase-locked loop (DPLL), all digital phase-locked loop (ADPLL), and software phase-locked loop (SPLL).^{[10]}

- Analog or linear PLL (APLL)
- Phase detector is an analog multiplier. Loop filter is active or passive. Uses a voltage-controlled oscillator (VCO). APLL is said to be a
*type II*if its loop filter has transfer function with exactly one pole at the origin (see also Egan's conjecture on the pull-in range of type II APLL). - Digital PLL (DPLL)
- An analog PLL with a digital phase detector (such as XOR, edge-trigger JK, phase frequency detector). May have digital divider in the loop.
- All digital PLL (ADPLL)
- Phase detector, filter and oscillator are digital. Uses a numerically controlled oscillator (NCO).
- Software PLL (SPLL)
- Functional blocks are implemented by software rather than specialized hardware.
- Charge-pump PLL (CP-PLL)
- CP-PLL is a modification of phase-locked loops with phase-frequency detector and square waveform signals. See also Gardner's conjecture on CP-PLL.

### Performance parametersEdit

- Type and order.
- Frequency ranges: hold-in range (tracking range), pull-in range (capture range, acquisition range), lock-in range.
^{[11]}See also Gardner's problem on the lock-in range, Egan's conjecture on the pull-in range of type II APLL. - Loop bandwidth: Defining the speed of the control loop.
- Transient response: Like overshoot and settling time to a certain accuracy (like 50 ppm).
- Steady-state errors: Like remaining phase or timing error.
- Output spectrum purity: Like sidebands generated from a certain VCO tuning voltage ripple.
- Phase-noise: Defined by noise energy in a certain frequency band (like 10 kHz offset from carrier). Highly dependent on VCO phase-noise, PLL bandwidth, etc.
- General parameters: Such as power consumption, supply voltage range, output amplitude, etc.

## ApplicationsEdit

Phase-locked loops are widely used for synchronization purposes; in space communications for coherent demodulation and threshold extension, bit synchronization, and symbol synchronization. Phase-locked loops can also be used to demodulate frequency-modulated signals. In radio transmitters, a PLL is used to synthesize new frequencies which are a multiple of a reference frequency, with the same stability as the reference frequency.

Other applications include

- Demodulation of frequency modulation (FM): If PLL is locked to a FM signal, the VCO tracks the instantaneous frequency of the input signal. The filtered error voltage which controls the VCO and maintains lock with the input signal is demodulated FM output. The VCO transfer characteristics determine the linearity of the demodulated out. Since the VCO used in an integrated-circuit PLL is highly linear, it is possible to realize highly linear FM demodulators.
- Demodulation of frequency-shift keying (FSK): In digital data communication and computer peripherals, binary data is transmitted by means of a carrier frequency which is shifted between two preset frequencies.
- Recovery of small signals that otherwise would be lost in noise (lock-in amplifier to track the reference frequency)
- Recovery of clock timing information from a data stream such as from a disk drive
- Clock multipliers in microprocessors that allow internal processor elements to run faster than external connections, while maintaining precise timing relationships
- Demodulation of modems and other tone signals for telecommunications and remote control.
- DSP of video signals; Phase-locked loops are also used to synchronize phase and frequency to the input analog video signal so it can be sampled and digitally processed
- Atomic force microscopy in frequency modulation mode, to detect changes of the cantilever resonance frequency due to tip–surface interactions
- DC motor drive

### Clock recoveryEdit

Some data streams, especially high-speed serial data streams (such as the raw stream of data from the magnetic head of a disk drive), are sent without an accompanying clock. The receiver generates a clock from an approximate frequency reference, and then phase-aligns to the transitions in the data stream with a PLL. This process is referred to as clock recovery. For this scheme to work, the data stream must have a transition frequently enough to correct any drift in the PLL's oscillator. Typically, some sort of line code, such as 8b/10b encoding, is used to put a hard upper bound on the maximum time between transitions.

### DeskewingEdit

If a clock is sent in parallel with data, that clock can be used to sample the data. Because the clock must be received and amplified before it can drive the flip-flops which sample the data, there will be a finite, and process-, temperature-, and voltage-dependent delay between the detected clock edge and the received data window. This delay limits the frequency at which data can be sent. One way of eliminating this delay is to include a deskew PLL on the receive side, so that the clock at each data flip-flop is phase-matched to the received clock. In that type of application, a special form of a PLL called a delay-locked loop (DLL) is frequently used.^{[12]}

### Clock generationEdit

Many electronic systems include processors of various sorts that operate at hundreds of megahertz. Typically, the clocks supplied to these processors come from clock generator PLLs, which multiply a lower-frequency reference clock (usually 50 or 100 MHz) up to the operating frequency of the processor. The multiplication factor can be quite large in cases where the operating frequency is multiple gigahertz and the reference crystal is just tens or hundreds of megahertz.

### Spread spectrumEdit

All electronic systems emit some unwanted radio frequency energy. Various regulatory agencies (such as the FCC in the United States) put limits on the emitted energy and any interference caused by it. The emitted noise generally appears at sharp spectral peaks (usually at the operating frequency of the device, and a few harmonics). A system designer can use a spread-spectrum PLL to reduce interference with high-Q receivers by spreading the energy over a larger portion of the spectrum. For example, by changing the operating frequency up and down by a small amount (about 1%), a device running at hundreds of megahertz can spread its interference evenly over a few megahertz of spectrum, which drastically reduces the amount of noise seen on broadcast FM radio channels, which have a bandwidth of several tens of kilohertz.

### Clock distributionEdit

Typically, the reference clock enters the chip and drives a phase locked loop (**PLL**), which then drives the system's clock distribution. The clock distribution is usually balanced so that the clock arrives at every endpoint simultaneously. One of those endpoints is the PLL's feedback input. The function of the PLL is to compare the distributed clock to the incoming reference clock, and vary the phase and frequency of its output until the reference and feedback clocks are phase and frequency matched.

PLLs are ubiquitous—they tune clocks in systems several feet across, as well as clocks in small portions of individual chips. Sometimes the reference clock may not actually be a pure clock at all, but rather a data stream with enough transitions that the PLL is able to recover a regular clock from that stream. Sometimes the reference clock is the same frequency as the clock driven through the clock distribution, other times the distributed clock may be some rational multiple of the reference.

### AM detectionEdit

A PLL may be used to synchronously demodulate amplitude modulated (AM) signals. The PLL recovers the phase and frequency of the incoming AM signal's carrier. The recovered phase at the VCO differs from the carrier's by 90°, so it is shifted in phase to match, and then fed to a multiplier. The output of the multiplier contains both the sum and the difference frequency signals, and the demodulated output is obtained by low pass filtering. Since the PLL responds only to the carrier frequencies which are very close to the VCO output, a PLL AM detector exhibits a high degree of selectivity and noise immunity which is not possible with conventional peak type AM demodulators. However, the loop may lose lock where AM signals have 100% modulation depth.^{[13]}

### Jitter and noise reductionEdit

One desirable property of all PLLs is that the reference and feedback clock edges be brought into very close alignment. The average difference in time between the phases of the two signals when the PLL has achieved lock is called the **static phase offset** (also called the **steady-state phase error**). The variance between these phases is called **tracking jitter**. Ideally, the static phase offset should be zero, and the tracking jitter should be as low as possible.^{[dubious – discuss]}

Phase noise is another type of jitter observed in PLLs, and is caused by the oscillator itself and by elements used in the oscillator's frequency control circuit. Some technologies are known to perform better than others in this regard. The best digital PLLs are constructed with emitter-coupled logic (ECL) elements, at the expense of high power consumption. To keep phase noise low in PLL circuits, it is best to avoid saturating logic families such as transistor-transistor logic (TTL) or CMOS.^{[14]}

Another desirable property of all PLLs is that the phase and frequency of the generated clock be unaffected by rapid changes in the voltages of the power and ground supply lines, as well as the voltage of the substrate on which the PLL circuits are fabricated. This is called substrate and supply noise rejection. The higher the noise rejection, the better.

To further improve the phase noise of the output, an injection locked oscillator can be employed following the VCO in the PLL.

### Frequency synthesisEdit

In digital wireless communication systems (GSM, CDMA etc.), PLLs are used to provide the local oscillator up-conversion during transmission and down-conversion during reception. In most cellular handsets this function has been largely integrated into a single integrated circuit to reduce the cost and size of the handset. However, due to the high performance required of base station terminals, the transmission and reception circuits are built with discrete components to achieve the levels of performance required. GSM local oscillator modules are typically built with a frequency synthesizer integrated circuit and discrete resonator VCOs.^{[citation needed]}

## Block diagramEdit

A phase detector compares two input signals and produces an error signal which is proportional to their phase difference. The error signal is then low-pass filtered and used to drive a VCO which creates an output phase. The output is fed through an optional divider back to the input of the system, producing a negative feedback loop. If the output phase drifts, the error signal will increase, driving the VCO phase in the opposite direction so as to reduce the error. Thus the output phase is locked to the phase at the other input. This input is called the reference.^{[citation needed]}

Analog phase locked loops are generally built with an analog phase detector, low pass filter and VCO placed in a negative feedback configuration. A digital phase locked loop uses a digital phase detector; it may also have a divider in the feedback path or in the reference path, or both, in order to make the PLL's output signal frequency a rational multiple of the reference frequency. A non-integer multiple of the reference frequency can also be created by replacing the simple divide-by-*N* counter in the feedback path with a programmable pulse swallowing counter. This technique is usually referred to as a fractional-N synthesizer or fractional-N PLL.^{[dubious – discuss]}

The oscillator generates a periodic output signal. Assume that initially the oscillator is at nearly the same frequency as the reference signal. If the phase from the oscillator falls behind that of the reference, the phase detector changes the control voltage of the oscillator so that it speeds up. Likewise, if the phase creeps ahead of the reference, the phase detector changes the control voltage to slow down the oscillator. Since initially the oscillator may be far from the reference frequency, practical phase detectors may also respond to frequency differences, so as to increase the lock-in range of allowable inputs. Depending on the application, either the output of the controlled oscillator, or the control signal to the oscillator, provides the useful output of the PLL system.^{[citation needed]}

## ElementsEdit

### Phase detectorEdit

A phase detector (PD) generates a voltage, which represents the phase difference between two signals. In a PLL, the two inputs of the phase detector are the reference input and the feedback from the VCO. The PD output voltage is used to control the VCO such that the phase difference between the two inputs is held constant, making it a negative feedback system.
^{[15]}

Different types of phase detectors have different performance characteristics.

For instance, the frequency mixer produces harmonics that adds complexity in applications where spectral purity of the VCO signal is important. The resulting unwanted (spurious) sidebands, also called "reference spurs" can dominate the filter requirements and reduce the capture range well below or increase the lock time beyond the requirements. In these applications the more complex digital phase detectors are used which do not have as severe a reference spur component on their output. Also, when in lock, the steady-state phase difference at the inputs using this type of phase detector is near 90 degrees.^{[citation needed]}

In PLL applications it is frequently required to know when the loop is out of lock. The more complex digital phase-frequency detectors usually have an output that allows a reliable indication of an out of lock condition.

An XOR gate is often used for digital PLLs as an effective yet simple phase detector. It can also be used in an analog sense with only slight modification to the circuitry.

### FilterEdit

The block commonly called the PLL loop filter (usually a low pass filter) generally has two distinct functions.

The primary function is to determine loop dynamics, also called stability. This is how the loop responds to disturbances, such as changes in the reference frequency, changes of the feedback divider, or at startup. Common considerations are the range over which the loop can achieve lock (pull-in range, lock range or capture range), how fast the loop achieves lock (lock time, lock-up time or settling time) and damping behavior. Depending on the application, this may require one or more of the following: a simple proportion (gain or attenuation), an integral (low pass filter) and/or derivative (high pass filter). Loop parameters commonly examined for this are the loop's gain margin and phase margin. Common concepts in control theory including the PID controller are used to design this function.

The second common consideration is limiting the amount of reference frequency energy (ripple) appearing at the phase detector output that is then applied to the VCO control input. This frequency modulates the VCO and produces FM sidebands commonly called "reference spurs".

The design of this block can be dominated by either of these considerations, or can be a complex process juggling the interactions of the two. Typical trade-offs are increasing the bandwidth usually degrades the stability or too much damping for better stability will reduce the speed and increase settling time. Often also the phase-noise is affected.

### OscillatorEdit

All phase-locked loops employ an oscillator element with variable frequency capability. This can be an analog VCO either driven by analog circuitry in the case of an APLL or driven digitally through the use of a digital-to-analog converter as is the case for some DPLL designs. Pure digital oscillators such as a numerically controlled oscillator are used in ADPLLs.^{[citation needed]}

### Feedback path and optional dividerEdit

PLLs may include a divider between the oscillator and the feedback input to the phase detector to produce a frequency synthesizer. A programmable divider is particularly useful in radio transmitter applications, since a large number of transmit frequencies can be produced from a single stable, accurate, but expensive, quartz crystal–controlled reference oscillator.

Some PLLs also include a divider between the reference clock and the reference input to the phase detector. If the divider in the feedback path divides by and the reference input divider divides by , it allows the PLL to multiply the reference frequency by . It might seem simpler to just feed the PLL a lower frequency, but in some cases the reference frequency may be constrained by other issues, and then the reference divider is useful.

Frequency multiplication can also be attained by locking the VCO output to the *N*th harmonic of the reference signal. Instead of a simple phase detector, the design uses a harmonic mixer (sampling mixer). The harmonic mixer turns the reference signal into an impulse train that is rich in harmonics.^{[b]} The VCO output is coarse tuned to be close to one of those harmonics. Consequently, the desired harmonic mixer output (representing the difference between the *N* harmonic and the VCO output) falls within the loop filter passband.

It should also be noted that the feedback is not limited to a frequency divider. This element can be other elements such as a frequency multiplier, or a mixer. The multiplier will make the VCO output a sub-multiple (rather than a multiple) of the reference frequency. A mixer can translate the VCO frequency by a fixed offset. It may also be a combination of these. An example being a divider following a mixer; this allows the divider to operate at a much lower frequency than the VCO without a loss in loop gain.

## ModelingEdit

### Time domain model of APLLEdit

The equations governing a phase-locked loop with an analog multiplier as the phase detector and linear filter may be derived as follows. Let the input to the phase detector be and the output of the VCO is with phases and . The functions and describe waveforms of signals. Then the output of the phase detector is given by

The VCO frequency is usually taken as a function of the VCO input as

where is the *sensitivity* of the VCO and is
expressed in Hz / V;
is a free-running frequency of VCO.

The loop filter can be described by a system of linear differential equations

where is an input of the filter, is an output of the filter, is -by- matrix, . represents an initial state of the filter. The star symbol is a conjugate transpose.

Hence the following system describes PLL

where is an initial phase shift.

### Phase domain model of APLLEdit

Consider the input of PLL and VCO output are high frequency signals. Then for any piecewise differentiable -periodic functions and there is a function such that the output of Filter

in phase domain is asymptotically equal ( the difference is small with respect to the frequencies) to the output of the Filter in time domain model.
^{[16]}^{[17]}
Here function is a phase detector characteristic.

Denote by the phase difference

Then the following dynamical system describes PLL behavior

Here ; is the frequency of a reference oscillator (we assume that is constant).

#### ExampleEdit

Consider sinusoidal signals

and a simple one-pole RC circuit as a filter. The time-domain model takes the form

PD characteristics for this signals is equal^{[18]} to

Hence the phase domain model takes the form

This system of equations is equivalent to the equation of mathematical pendulum

### Linearized phase domain modelEdit

Phase locked loops can also be analyzed as control systems by applying the Laplace transform. The loop response can be written as

Where

- is the output phase in radians
- is the input phase in radians
- is the phase detector gain in volts per radian
- is the VCO gain in radians per volt-second
- is the loop filter transfer function (dimensionless)

The loop characteristics can be controlled by inserting different types of loop filters. The simplest filter is a one-pole RC circuit. The loop transfer function in this case is

The loop response becomes:

This is the form of a classic harmonic oscillator. The denominator can be related to that of a second order system:

where is the damping factor and is the natural frequency of the loop.

For the one-pole RC filter,

The loop natural frequency is a measure of the response time of the loop, and the damping factor is a measure of the overshoot and ringing. Ideally, the natural frequency should be high and the damping factor should be near 0.707 (critical damping). With a single pole filter, it is not possible to control the loop frequency and damping factor independently. For the case of critical damping,

A slightly more effective filter, the lag-lead filter includes one pole and one zero. This can be realized with two resistors and one capacitor. The transfer function for this filter is

This filter has two time constants

Substituting above yields the following natural frequency and damping factor

The loop filter components can be calculated independently for a given natural frequency and damping factor

Real world loop filter design can be much more complex e.g. using higher order filters to reduce various types or source of phase noise. (See the D Banerjee ref below)

### Implementing a digital phase-locked loop in softwareEdit

Digital phase locked loops can be implemented in hardware, using integrated circuits such as a CMOS 4046. However, with microcontrollers becoming faster, it may make sense to implement a phase locked loop in software for applications that do not require locking onto signals in the MHz range or faster, such as precisely controlling motor speeds. Software implementation has several advantages including easy customization of the feedback loop including changing the multiplication or division ratio between the signal being tracked and the output oscillator. Furthermore, a software implementation is useful to understand and experiment with. As an example of a phase-locked loop implemented using a phase frequency detector is presented in MATLAB, as this type of phase detector is robust and easy to implement.

```
% This example is written in MATLAB
% Initialize variables
vcofreq = zeros(1, numiterations);
ervec = zeros(1, numiterations);
% Keep track of last states of reference, signal, and error signal
qsig = 0; qref = 0; lref = 0; lsig = 0; lersig = 0;
phs = 0;
freq = 0;
% Loop filter constants (proportional and derivative)
% Currently powers of two to facilitate multiplication by shifts
prop = 1 / 128;
deriv = 64;
for it = 1:numiterations
% Simulate a local oscillator using a 16-bit counter
phs = mod(phs + floor(freq / 2 ^ 16), 2 ^ 16);
ref = phs < 32768;
% Get the next digital value (0 or 1) of the signal to track
sig = tracksig(it);
% Implement the phase-frequency detector
rst = ~ (qsig & qref); % Reset the "flip-flop" of the phase-frequency
% detector when both signal and reference are high
qsig = (qsig | (sig & ~ lsig)) & rst; % Trigger signal flip-flop and leading edge of signal
qref = (qref | (ref & ~ lref)) & rst; % Trigger reference flip-flop on leading edge of reference
lref = ref; lsig = sig; % Store these values for next iteration (for edge detection)
ersig = qref - qsig; % Compute the error signal (whether frequency should increase or decrease)
% Error signal is given by one or the other flip flop signal
% Implement a pole-zero filter by proportional and derivative input to frequency
filtered_ersig = ersig + (ersig - lersig) * deriv;
% Keep error signal for proportional output
lersig = ersig;
% Integrate VCO frequency using the error signal
freq = freq - 2 ^ 16 * filtered_ersig * prop;
% Frequency is tracked as a fixed-point binary fraction
% Store the current VCO frequency
vcofreq(1, it) = freq / 2 ^ 16;
% Store the error signal to show whether signal or reference is higher frequency
ervec(1, it) = ersig;
end
```

In this example, an array `tracksig` is assumed to contain a reference signal to be tracked. The oscillator is implemented by a counter, with the most significant bit of the counter indicating the on/off status of the oscillator. This code simulates the two D-type flip-flops that comprise a phase-frequency comparator. When either the reference or signal has a positive edge, the corresponding flip-flop switches high. Once both reference and signal is high, both flip-flops are reset. Which flip-flop is high determines at that instant whether the reference or signal leads the other. The error signal is the difference between these two flip-flop values. The pole-zero filter is implemented by adding the error signal and its derivative to the filtered error signal. This in turn is integrated to find the oscillator frequency.

In practice, one would likely insert other operations into the feedback of this phase-locked loop. For example, if the phase locked loop were to implement a frequency multiplier, the oscillator signal could be divided in frequency before it is compared to the reference signal.

## See alsoEdit

- Frequency-locked loop
- Charge-pump phase-locked loop
- Carrier recovery
- Circle map – A simple mathematical model of the phase-locked loop showing both mode-locking and chaotic behavior.
- Costas loop
- Delay-locked loop (DLL)
- Direct conversion receiver
- Direct digital synthesizer
- Kalman filter
- PLL multibit
- Shortt–Synchronome clock – Slave pendulum phase-locked to master (ca 1921)

## NotesEdit

**^**If the frequency is constant and the initial phase is zero, then the phase of a sinusoid is proportional to time.**^**Typically, the reference sinewave drives a step recovery diode circuit to make this impulse train. The resulting impulse train drives a sample gate.

## ReferencesEdit

**^**Christiaan Huygens,*Horologium Oscillatorium*… (Paris, France: F. Muguet, 1673), pages 18–19. From page 18:*" … illudque accidit memoratu dignum, … brevi tempore reduceret."*( … and it is worth mentioning, since with two clocks constructed in this form and which we suspend in like manner, truly the cross beam is assigned two fulcrums [i.e., two pendulum clocks were suspended from the same wooden beam]; the motions of the pendulums thus share the opposite swings between the two [clocks], since the two clocks at no time move even a small distance, and the sound of both can be heard clearly together always: for if the innermost part [of one of the clocks] is disturbed with a little help, it will have been restored in a short time by the clocks themselves.) English translation provided by Ian Bruce's translation of*Horologium Oscillatorium*… , pages 16–17.**^**See:- Lord Rayleigh,
*The Theory of Sound*(London, England: Macmillan, 1896), vol. 2. The synchronization of organ pipes in opposed phase is mentioned in §322c, pages 221–222. - Lord Rayleigh (1907) "Acoustical notes — VII,"
*Philosophical Magazine*, 6th series,**13**: 316–333. See "Tuning-forks with slight mutual influence," pages 322–323.

- Lord Rayleigh,
**^**See:- Vincent (1919) "On some experiments in which two neighbouring maintained oscillatory circuits affect a resonating circuit,"
*Proceedings of the Physical Society of London*,**32**, pt. 2, 84–91. - W. H. Eccles and J. H. Vincent,
*British Patent Specifications*,**163**: 462 (17 Feb. 1920).

- Vincent (1919) "On some experiments in which two neighbouring maintained oscillatory circuits affect a resonating circuit,"
**^**E. V. Appleton (1923) "The automatic synchronization of triode oscillators,"*Proceedings of the Cambridge Philosophical Society*,**21**(Part III): 231–248. Available on-line at: Internet Archive.**^**Henri de Bellescize, "La réception synchrone,"*L'Onde Électrique*(later:*Revue de l'Electricité et de l'Electronique*), vol. 11, pages 230–240 (June 1932).**^**See also: French patent no. 635,451 (filed: 6 October 1931; issued: 29 September 1932); and U.S. patent "Synchronizing system," no. 1,990,428 (filed: 29 September 1932; issued: 5 February 1935).**^**Notes for a University of Guelph course describing the PLL and early history, including an IC PLL tutorial Archived 2009-02-24 at the Wayback Machine**^**"National Television Systems Committee Video Display Signal IO". Sxlist.com. Retrieved 2010-10-14.**^**A. B. Grebene, H. R. Camenzind, "Phase Locking As A New Approach For Tuned Integrated Circuits", ISSCC Digest of Technical Papers, pp. 100–101, Feb. 1969.**^**Roland E. Best (2007).*Phase-Locked Loops: Design, Simulation and Applications*(6th ed.). McGraw Hill. ISBN 978-0-07-149375-8.**^**Leonov, G. A.; Kuznetsov, N. V.; Yuldashev, M. V.; Yuldashev, R. V. (2015). "Hold-in, pull-in, and lock-in ranges of PLL circuits: rigorous mathematical definitions and limitations of classical theory".*IEEE Transactions on Circuits and Systems I: Regular Papers*. IEEE.**62**(10): 2454–2464. arXiv:1505.04262. doi:10.1109/TCSI.2015.2476295. S2CID 12292968.**^**M Horowitz; C. Yang; S. Sidiropoulos (1998-01-01). "High-speed electrical signaling: overview and limitations" (PDF). IEEE Micro. Archived from the original (PDF) on 2006-02-21.**^**Dixon, Robert (1998),*Radio Receiver Design*, CRC Press, p. 215, ISBN 0824701615**^**Basab Bijoy Purkayastha; Kandarpa Kumar Sarma (2015).*A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel*. India: Springer (India) Pvt. Ltd. (Part of Springer Scinece+Business Media). p. 5. ISBN 978-81-322-2040-4.**^**Basab Bijoy Purkayastha; Kandarpa Kumar Sarma (2015).*A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel*. India: Springer (India) Pvt. Ltd. (Part of Springer Scinece+Business Media). p. 94. ISBN 978-81-322-2040-4.**^**G. A. Leonov, N. V. Kuznetsov, M. V. Yuldashev, R. V. Yuldashev; Kuznetsov; Yuldashev; Yuldashev (2012). "Analytical method for computation of phase-detector characteristic" (PDF).*IEEE Transactions on Circuits and Systems II: Express Briefs*.**59**(10): 633–637. doi:10.1109/TCSII.2012.2213362. S2CID 2405056.CS1 maint: multiple names: authors list (link)**^**N.V. Kuznetsov, G.A. Leonov, M.V. Yuldashev, R.V. Yuldashev; Leonov; Yuldashev; Yuldashev (2011). "Analytical methods for computation of phase-detector characteristics and PLL design".*ISSCS 2011 – International Symposium on Signals, Circuits and Systems, Proceedings*: 7–10. doi:10.1109/ISSCS.2011.5978639. ISBN 978-1-61284-944-7. S2CID 30208667.CS1 maint: multiple names: authors list (link)**^**A. J. Viterbi,*Principles of Coherent Communication*, McGraw-Hill, New York, 1966

## Further readingEdit

Wikimedia Commons has media related to .Phase-locked loops |

- Banerjee, Dean (2006),
*PLL Performance, Simulation and Design Handbook*(4th ed.), National Semiconductor, archived from the original on 2012-09-02, retrieved 2012-12-04. - Best, R. E. (2003),
*Phase-locked Loops: Design, Simulation and Applications*, McGraw-Hill, ISBN 0-07-141201-8 - de Bellescize, Henri (June 1932), "La réception Synchrone",
*L'Onde Electrique*,**11**: 230–240 - Dorf, Richard C. (1993),
*The Electrical Engineering Handbook*, Boca Raton: CRC Press, Bibcode:1993eeh..book.....D, ISBN 0-8493-0185-8 - Egan, William F. (1998),
*Phase-Lock Basics*, John Wiley & Sons. (provides useful Matlab scripts for simulation) - Egan, William F. (2000),
*Frequency Synthesis by Phase Lock*(2nd ed.), John Wiley and Sons. (provides useful Matlab scripts for simulation) - Gardner, Floyd M. (2005),
*Phaselock Techniques*(3rd ed.), Wiley-Interscience, ISBN 978-0-471-43063-6 - Klapper, J.; Frankle, J. T. (1972),
*Phase-Locked and Frequency-Feedback Systems*, Academic Press. (FM Demodulation) - Kundert, Ken (August 2006),
*Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers*(PDF) (4g ed.), Designer's Guide Consulting, Inc. - Liu, Mingliang (February 21, 2006),
*Build a 1.5-V 2.4-GHz CMOS PLL*, Wireless Net Design Line, archived from the original on July 1, 2010. An article on designing a standard PLL IC for Bluetooth applications. - Wolaver, Dan H. (1991),
*Phase-Locked Loop Circuit Design*, Prentice Hall, ISBN 0-13-662743-9

## External linksEdit

- Phase locked loop primer – Includes embedded video
- Excel Unusual hosts an animated PLL model and the tutorials to code such a model.